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Interests in Neuromorphic Computing
 Large-scale simulations of the brain
 Current technology is not well suited for large-scale parallel processing
 Accelerated simulation of neural networks exceeding biological real-time
 Bridge temporal scales
 Traditional simulations are too slow for the study
of plasticity and learning
 Brain-inspired computational solutions for practical applications
 Explore None-Von-Neumann architectures
2
~20 Watts
n MWatts
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Neuromorphic Systems Architecture
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Architectural Strategy
• Analog-digital mixed signal systems
• Fully digital systems
• Analog systems
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Neuromorphic Systems Architecture
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[adapded from M. Platzner et al. (eds.), Dynamically Reconfigurable Systems, Chapter 2.1, Tobias G. Noll et al.]
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vs.
Architectural Strategy
Circuit Design Space
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Neuromorphic Systems Architecture
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Architectural Strategy
Circuit Design Space
• Custom chip
• Standard cell and application specific chip (ASIC)
• Field-programmable gate array (FPGA)
• Application specific instruction set processor (ASIP)
• Digital signal processor (DSP)
• General purpose processor (GPP)
[adapded from M. Platzner et al. (eds.), Dynamically Reconfigurable Systems, Chapter 2.1, Tobias G. Noll et al.]
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Neuromorphic Systems Architecture
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Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Neuron circuits
• Synapse circuits
• Dendritec trees and axons
• Spike generators
• Spike distribution systems
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Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Neuron circuits
[Giacomo Indiveri et al., „Neuromorphic silicon circuits“, Frontiers in Neuroscience Volume 5]
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Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Neuron circuits
[Giacomo Indiveri et al., „Neuromorphic silicon circuits“, Frontiers in Neuroscience Volume 5]
M
it
g
lie
d
 d
e
r 
H
e
lm
h
o
lt
z
-G
e
m
e
in
s
c
h
a
ft
Neuromorphic Systems Architecture
9
Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Neuron circuits
[Matthew D. Pickett et al., „A scalable meuristor built with Mott memristors“, Nature Materials VOL12 (2013)]
Hodgkin-Huxley model
Neuristor
M
it
g
lie
d
 d
e
r 
H
e
lm
h
o
lt
z
-G
e
m
e
in
s
c
h
a
ft
Neuromorphic Systems Architecture
10
Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Synapse circuits
• Dendritec trees and axons
[Xinyu Wu et al., „A CMOS Spiking Neuron for Dense Memristor-Synapse Connectivity for Brain-Inspired Computing“, IJCNN (2015)]
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Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Neuron circuits
[Giacomo Indiveri et al., „Neuromorphic silicon circuits“, Frontiers in Neuroscience Volume 5]
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Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
• Neuron circuits
• Synapse circuits
• Dendritec trees and axons
• Spike generators
• Spike distribution systems
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Architectural Strategy
Circuit Design Space
Neuromorphic circuit implementations
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Neuromorphic
Systems Architecture
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Neuroscientific Requirements
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Feature richness
• Large variety of neuron types with different properties
Flexibility and malleabitlity
Reproducibility and cross-validation of simulation results
Compatibility with existing tools
Ease of use for non hardware specialists
Neuromorphic system as research platform for neuroscience
Neuromorphic
Systems Architecture
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Neuroscientific Requirements
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Biological & Computational
Neuroscience
Neuromorphic
Systems Architecture
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Infrastructure & Services
17
Integration into existing HPC landscapes
Interactivity and visualization
Usability
Co-design and technical standards
Software engineering
Community building and support
Methodologies and processes
… etc.
Neuromorphic
Systems Architecture
Biological & Computational
Neuroscience
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Neuromorphic
Systems Architecture
Biological & Computational
Neuroscience
Infrastructure & Services
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Neuromorphic
Systems Architecture
Biological & Computational
Neuroscience
Infrastructure & Services
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Neuromorphic
Systems Architecture
Biological & Computational
Neuroscience
Infrastructure & Services
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• Analog-digital mixed system
• Implements two neuron models
• Adaptive exponential neuron model
• Integrate & fire neuron model
• Two levels of plasticity
• Short-term depression and facilitation
• Spike time dependend plasticity (STDP)
BrainScaleS
[Schemmel et al., „A Wafer-Scale Neuromorphic Hardware System for Large-Scale Neural Modeling“ (2010)]
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BrainScaleS
[Schemmel et al., „A Wafer-Scale Neuromorphic Hardware System for Large-Scale Neural Modeling“ (2010)]
• Wafer-scale integration
• Inter-reticle connections
• Each wafer incorporates
• ~200.000 neurons
• 44 x 106 synapses
• 14336 pre-synaptic inputs per neuron possible
• Synapse weight is represented by a 4, 6, or 8 bit value
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BrainScaleS
[HBP Neuromorphic Platform, The BrainScaleS (NM-PM-1) system in Heidelberg on 30 March 2016]
• 20 x 8-inch silicon wafers 
• 4 million neurons
• Operates at accelerated biological
real-time: 104 times faster
• Expected to stay below 1 KW/wafer
• PyNN API for simulator-independent 
specification of neuronal network
models
[Schemmel, „Wafer-Scale Integration of Analog Neural Networks”]
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• Fully digital many-core system
• SpiNNaker chip
• Energy efficient ARM968 processor core (~1 Watt/chip)
• 32 Kbyte ITCM, 64 Kbyte DTCM
• 128 Mbyte stitch-bonded SDRAM
• Globally asynchronous locally synchronous (GALS)
system with 16+2 ARM cores per chip
• AER-based communication infrastructure
• Hexagonal mesh topology
[A. D. Rast, „The Leaky Integrate-and-Fire Neuron: A Platform for Synaptic Model Exploration on the SpiNNaker Chip]
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• Available hardware setups
• Jörg Conradt‘s one-node board (TU München)
• 4-chip board
• 48-chip board
• Stand-alone toroid
(number of 48-node boards
wired together as a single machine)
• 600-board machine
[A. D. Rast, „The Leaky Integrate-and-Fire Neuron: A Platform for Synaptic Model Exploration on the SpiNNaker Chip]
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Neuromorphic Systems
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[SpiNNaker Project, APT research group, University of Manchester]
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• Biologically real-time simulation (1 ms resolution,  adjustable)
• Targeting towards simulations of 1 billion neurons (1% of the human cortex)
• Software stack
• PyNN API for simulator-independent specification of 
neuronal network models
• 5 built-in neuron and synapse models
(Current and conductance based leaky integrate & fire and
Izhikevich models)
• The software stack allows neuron models to be added.
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• Next generation SpiNNaker chip
• 33 quad cores per chip
• EXP, LOG and RNG build-in functions
• Single precision FPU !
• Current core has no FPU: 32Bit fixed point S16.15
Simulation results might not be accurate and comparable
Fixed point math leads to shift
in spike time
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Problem:
• Creating an application for the neuromorphic hardware requires 
expertise in a broad spectrum of disciplines. 
Solution:
• Create an abstract specification and use code generators to 
run the model.
Modelling and Code Generation
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neuron rc_neuron:
state:
V_m mV = 0mV
end
equations:
V_m' = -V_m/tau_m + I_syn/C_m
end
parameters:
C_m pF   = 250pF
tau_m ms = 10ms
I_syn pA = 10pA
end 
update:
integrate_odes()
end 
end
ⅆ 𝑉m
ⅆ𝑡
= −
𝑉m
𝜏m
+
𝐼syn
𝐶m
Creating a Neuron Model with NESTML
D. Plotnikov et al., „NESTML: a modeling language for spiking 
neurons. “ (2016)]
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NESTML
Generator
SymPy
NESTML
Model
NEST
SpiNNaker
NeuroML
The Code Generator captures the domain knowledge
 Instead of solving individual problems every time manifest the 
knowledge in a code generator.
 Use an abstract model capturing the model essence to create a 
portable neuron specification.
Code Generators
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Questions ?
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